Explore Projects

Discover 1 open source projects

Active filters (1):

Search: timing-analysis×

Showing 1-1 of 1 projects

The-OpenROAD-Project/OpenROAD

OpenROAD is an open-source, unified application that implements an RTL-to-GDS flow for circuit design and analysis.

2.5K

Active

Verilog

Backend & APIs

Backend Frameworks

#eda#rtl#gdsii

Stay in the loop

Get weekly updates on trending AI coding tools and projects.