Showing 1-4 of 4 projects
A Python library for solving linear programming and mixed integer programming problems.
AXI SystemVerilog IP modules and verification infrastructure for high-performance on-chip communication.
A RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform, written in SystemVerilog.
An open-source microcontroller system based on the RISC-V architecture, suitable for embedded systems development.
Get weekly updates on trending AI coding tools and projects.