Explore Projects
Discover 38 open source projects
Showing 1-20 of 38 projects
raysan5/raylib
Raylib is a popular game development library with C support.
Tencent/ncnn
High-performance mobile-optimized neural network inference framework for deploying AI models on mobile devices
mytechnotalent/Reverse-Engineering
This comprehensive reverse engineering tutorial covers multiple CPU architectures including x86, ARM, AVR, and RISC-V.
mit-pdos/xv6-riscv
This is an educational RISC-V operating system implementation, not a vibe-coder development tool.
unicorn-engine/unicorn
Unicorn is a CPU emulator framework supporting a wide range of architectures for security and reverse-engineering applications.
capstone-engine/capstone
Powerful disassembly framework for low-level analysis of various CPU architectures and bytecode.
riscv/riscv-isa-manual
RISC-V Instruction Set Manual, a reference for the RISC-V instruction set architecture.
riscv-collab/riscv-gnu-toolchain
A GNU toolchain for the RISC-V architecture, including the GCC compiler.
misprit7/computerraria
Rust implementation of RISC-V computer in Terraria game engine
chipsalliance/rocket-chip
Rocket Chip is a Scala-based generator for RISC-V-based SoCs, used for chip design and development.
rcore-os/rCore
Rust-based operating system for Linux, supporting multiple architectures like aarch64, mips, and riscv.
SpinalHDL/VexRiscv
A 32-bit RISC-V CPU implementation optimized for FPGA development and integration into SoC designs.
limine-bootloader/limine
A modern, advanced, and portable bootloader and boot manager for various architectures and systems.
probe-rs/probe-rs
A debugging toolset and library for debugging embedded ARM and RISC-V targets on a separate host
darklife/darkriscv
An open-source RISC-V CPU core implemented in Verilog, useful for hardware developers and FPGA enthusiasts.
oreboot/oreboot
oreboot is a Rust-based fork of coreboot, a free and open-source firmware platform, for developers interested in low-level systems programming.
riscv-mcu/e203_hbirdv2
An ultra-low power RISC-V core designed for embedded systems and IoT applications.
sipeed/MaixPy-v1
MicroPython for K210 RISC-V, enabling easier edge AI development on low-power devices.
ultraembedded/riscv
Open-source RISC-V CPU Core (RV32IM) for ASIC and FPGA development
o8vm/octox
Unix-like OS in Rust inspired by xv6-riscv, a project for developers interested in operating system development.
Stay in the loop
Get weekly updates on trending AI coding tools and projects.